Impact of D-Flip-Flop Architectures and Designs on
Single-Event Upset Induced by Heavy Ions
I. INTRODUCTION
T HE use of complementary metal-oxide-semiconductor (CMOS) functions and their reliability are a major concern for very integrated technologies. CMOS technology is really interesting because it leads to integrate with an image sensor and several electronic functions such as a raw decoder, machine state, registers, and D-flip-flops (DFFs). However, digital CMOS functions of image sensors are known to be sensitive to single-event effects (SEEs), such as single-event transient (SET) and single-event upset (SEU) [1] . SETs can be induced by various ionizing particles, i.e., heavy ions, protons, and electrons. SETs and SEU can become critical for image devices and integrated circuits (ICs) on-board in flight.
DFFs are widely used in digital and computing devices but are also used in the readout circuit (ROIC) of CMOS image sensors (CISs) as shown in Fig. 1 [2] , [3] . DFF is especially used for the digital function for the row counter, column counter, and serial register. One of the challenges during the development process of space CIS is the best tradeoff between reliability and performance. The design and the architecture of these key digital cells are the main levers of this tradeoff [4] . Several works investigated standard DFF, spatially hardened FF, DICE FF, or redundant FF [5] - [8] .
This paper presents the impact of the design and the architecture of DFF on the SEU sensitivity under heavy ions at cryogenic temperatures. Table I summarizes the various designs and architectures of the DFFs tested during the irradiation test campaigns. The description of the reference DFF has been presented in Artola et al. [3] . The differences in the DFFs in terms of designs and architecture are illustrated by the number of nMOS and pMOS transistors and the number of inputs and outputs, respectively. For confidential reasons, no more details can be provided.
First, the irradiation test setup performed at the University Catholic of Louvain (UCL) is presented. Second, the SEU cross sections for each architecture and design are presented and discussed.
In addition, the discussions are completed using a fault injection approach based on simulation program with IC 0018-9499 © 2018 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. 
A. Single-Event Upset Detection in DFF
As reported in Table I , the DFFs can be classified in two categories: DFFs with three input signals and DFFs with five or higher input signals. These two categories will be referenced as classic and complex DFFs, respectively. Fig. 2(a) shows the nominal behavior of DFF5. The five input signals (SD, TE, TI, Clk, and D) and the output signal (Q) are presented. SD is the clear signal; TE is the selection signal of input data signals; D is the main input data signal; TI is the secondary input data signal; and Clk is the clock of the DFF. The DFF is synchronized on the rising edge of the clock signal. When TE is at low level, the DFF transfers the data of the D input to the Q output of the DFF; when TE is at high level, the DFF transfers the data of the secondary input signal, e.g., TI, on the output signal.
During the irradiation, an SEU has been considered when the output of the DFF chain changed from "1" to "0" or "0" to "1" depending on the stored logic state as illustrated in Fig. 2(b) by the white dashed circle.
B. Setup Description SEU Measurements
The devices under test (DUT) have been developed by Sofradir. The two test chips are designed with various DFF architecture chains as mentioned in [3] . Each of the DFF chains is composed of 200 DFF cells in order to maximize the SET capture during irradiation tests as depicted in Fig. 3 . Each of the DFF chains shares the clock (set at 20 MHz), reset, data input, and enable signals. This minimizes the impact of the SEU over a unique and global clock tree.
The heavy ion tests were performed at UCL for the two heavy ion cocktails. The CYClotron of Louvain la NEuve proposes different heavy ions species which are split in two "ion cocktails," named M/Q = 5 and M/Q = 3.3. The heavy ion species have been presented in [3] . The chamber has the shape of a barrel stretched vertically; its internal dimensions are 71 cm in height, 54 cm in width, and 76 cm in depth. One side flange is used to support the board frame (25 × 25 cm 2 ) and user connectors. The chamber is equipped with a vacuum system. In the case of the campaign, the DUT is in a cryostat connected to the vacuum chamber in order to allow for cooling the temperature of the chip during the irradiation test. The temperature of the chip was monitored and regulated, by means of an instrument from CNES, to a range of temperatures from 77 to 300 K [3] . The cooling system is based on a cryostat using liquid helium. The bias of the DFF chains was done in static and dynamic mode. In dynamic mode, a fixed pattern was used (e.g., 01010101 . . . ). The frequency of the clock signal was 20 MHz. In this paper, only the static mode is presented and discussed. The bias scaling dependence of the SEU sensitivity of the various DFF architectures will be discussed in Section V.
During each irradiation run, a delatcher system was used on the DUT power in order to detect latchup occurrence. Two runs dedicated to latchup detection have been done. The runs were performed at room temperature (300 K) with a fluence of 1 × 10 7 cm −2 at 67.7 MeV · cm 2 · mg −1 . No single-event latchup was detected during the irradiation campaigns of the two test chips. Fig. 4 shows the SEU cross section of DFFs with all architecture and design variations measured under heavy ions at 300 K. The irradiation tests have been done across temperatures from 70 up to 300 K with a bias condition of 5 V. Note that SEU data for test chip 2 are only available for 40 and 67.7 MeV · cm 2 · mg −1 . The wide variability of SEU cross section over 40 MeV · cm 2 · mg −1 is explained by the architecture and design variations of DFF. The impact of the architecture and design on the SEU sensitivity measured under heavy ions is investigated in Section III-A. A specificity of the design of the DFFs from test chip 2 (DFF7 up to DFF11) is analyzed in Section III-A. 300 K for a range of LETs from 3.3 to 67.7 MeV·cm 2 ·mg −1 . The DFF stored the logic state "1" during the tests. Error bars represent the standard deviation. No real design dependence is observed on the SEU sensitivity for low LETs (under 20 MeV · cm 2 · mg −1 ). However, over 20 MeV · cm 2 · mg −1 , test results suggest that DFFs with classic designs are more sensitive than the DFFs with complex designs of the test chip 1. This point can be moderated and completed by the analysis of the SEU sensitivity as a function of the DFF area. Fig. 6 shows the SEU cross sections of 11 DFFs induced by heavy ions with an LET of about 32 and 40 MeV· cm 2 ·mg −1 . It appears that two SEU sensitivity trends can be identified. First, an increase in the DFF area induces a decrease in the SEU cross section, except for a group of five DFFs (DFF7 up to DFF11). This increase in cell area is partially due to wider transistors which induces a higher drive current. A higher drive current is known to improve the SEU robustness of CMOS gates [9] . This point will be confirmed in Section IV-B by an analysis at circuit level.
III. SINGLE-EVENT UPSET IN DFFS UNDER HEAVY IONS

A. Architecture and Design Dependence of the SEU Sensitivity in D-Flip-Flops
Second, the DFFs with areas between 1.5 and 1.7 use a different design rule. These designs are based on the same number of nMOS and pMOS transistors, as reported in Table I . This design specificity impacts the drive current of the floating nodes of the DFF. The floating nodes are known as potential critical areas for the occurrence of SEU in digital devices [3] , [10] , [11] . Fig. 7 shows the impact of the ratio between the number of nMOS and pMOS transistors on the SEU cross section of DFFs. The DFFs designed with a higher number of nMOS transistors (black symbols) are less sensitive than the DFFs designed with the same number of nMOS and pMOS transistors (red symbols). This experimental data confirm the sensitivity trends observed in Fig. 6 .
The analysis of the design effect on the SEU sensitivity will be completed at circuit level in Section IV. simulations from the interaction of the radiation particles with the device down to the occurrence of the soft error in the circuit (in this paper DFF). The transport and collection mechanisms of generated charges in semiconductors (e.g., silicon) are simulated by 3-D analytical models. The complete description of the modeling and simulation flow is reported in [10] , [12] , and [13] . These fault injection simulations are based on physical simulations and electric simulations. An SET current database based on bias voltage, layout, and fabrication process was generated from the physical simulations. Next this SET currents database is used for fault injection simulations using a SPICE simulator with the aim to estimate the soft error response of the circuit. For this work, the nMOS and pMOS transistor models are provided by Sofradir.
The validation of the relevance of the SEU sensitivity modeling has been validated in the previous work for the reference DFF and the DFF1 at room temperature (e.g., 300 K) and down to 70 K [3] .
A. Effect of DFF Design on SEU Sensitivity Trend
In order to confirm the global SEU sensitivity trend observed under heavy ion tests, SEU cross sections have been calculated at 300 and 70 K. Fig. 8(a) shows the SEU cross sections calculated by the SEE prediction tool for two DFFs: the reference DFF (red dots) and DFF6 (black squares) under heavy ions. The SEU prediction tool emphasizes a higher SEU sensitivity for the classic design of the reference DFF than the complex DFF6, as observed with the experimental tests in Fig. 5 . The same trend has been obtained for the DFF1 and DFF5. Fig. 8(b) shows the same comparison of SEU cross section but with the logical state "0" stored in DFF6 and the reference DFF. The same comparison has been performed at 70 K as illustrated in Fig. 8(c) and (d) for the logical states "1" and "0," respectively. At 70 K, the effect of DFF design is very limited, especially at saturation of the cross section. It seems that cryogenic temperatures limit the impact of the design on the SEU sensitivity of DFFs.
B. Failure Analysis at Layout Level at Nominal Voltage
A failure analysis at layout level has been performed on the DFF6 with the aim to show the specificities of critical transistors which allow a stronger SEU robustness. Fig. 9 shows the SEU sensitivity mappings obtained by simulations representative of heavy ions with various LETs in DFF6 at room temperature. Each colored symbol indicates the SEU sensitivity of DFF6 if a heavy ion strikes the layout at the corresponding location. After the simulations by the SET fault injection, three sensitive transistors have been identified on the design of DFF6, as shown in Fig. 9 . The three critical transistors (2 pMOS and 1 nMOS) are linked to floating nodes as well for the source and the drain electrodes. Moreover, the criticality of these transistors is highlighted because one of them controls the propagation of the clock signal in the DFF circuitry.
A comparison between the design of the reference DFF and DFF6/DFF5 reveals a critical point: the critical transistor which controls the clock signal is designed with a drive current higher by a factor of 2 in comparison to the reference DFF. A higher drive current is known to improve the SEU robustness of a CMOS gate [9] . Then, this design specificity of the DFF6 which increases in the cell area explains the lower sensitivity of DFF6 in comparison to the reference DFF.
C. Temperature Effects on SEU Occurrence
Recent works reported the limited impact of the cryogenic temperatures on the SEU sensitivity in the reference design of DFF [3] . Fig. 10 shows the experimental measurements of Fig. 11 .
Simulations of the SEU cross section of DFF6 as a function of temperature for two LETs, 10 MeV · cm 2 · mg −1 (black squares) and 67.7 MeV cm 2 · mg −1 (red dots). These results are consistent with the experimental data presented in recent works regarding SET and single-event functional interrupt (SEFI) [14] , [15] .
D. Prospective Evaluation of the Impact of the Supply Voltage Reduction
It has been shown that a decrease in the supply voltage leads to an increase in the SEU sensitivity, independent of the technology's digital function [9] - [16] . For this technology, Sofradir has the opportunity to tweak the supply voltage of the DFF down to 3.3 V. However, it is interesting to note that the best tradeoff performance has been obtained around 4.5 V. Fig. 12 shows the relative increase in SEU cross section depending on the core voltage SEU for a range of LET from 10 up to 58.8 MeV · cm 2 · mg −1 for the DFF6 at state "1" at 300 K. An increase in the SEU cross section by a factor of two has been estimated for heavy ions with an LET range between 10 and 30 MeV · cm 2 · mg −1 . On the other hand, the increase in the SEU cross section at saturation (over 50 MeV·cm 2 ·mg −1 ) is very limited: lower than 6% even at 3.3 V. Finally, an important point is the limited increase (lower than 30%) in the SEU cross section for the optimal supply voltage (4.5 V).
V. CONCLUSION
This paper highlights the impact of design on the SEU sensitivity of DFFs of an ROIC under heavy ions. New experimental data obtained at the University of Louvain for several designs and architectures are presented. The SEU sensitivity trends are discussed as a function of the DFF area, the design complexity, and the number of nMOS and pMOS transistors. The analyses of the experimental measurements have been completed by a study at circuit level with the use of a fault injection tool. The simulations confirm the interest of wide transistor (2× drive current) which controls the clock signal. This wide transistor connected to the floating nodes of critical transistors improves the SEU robustness. This design specificity allows for increasing in the SEU robustness of the DFF. However, it appeared that cryogenic temperatures limit the impact of the design on the SEU sensitivity of DFFs. The results show a very limited impact of the temperature on the SEU occurrence, independent of the layout. The trend has been confirmed by simulation. These results are consistent with the experimental data presented in recent works regarding SET and SEFI. These results allow for performing irradiation tests of CMOS IR detector (ROIC) at room temperature instead of cooling down the device during the SEE measurements.
Finally, a prospective evaluation of the effect of the supply voltage reduction has been done. It highlighted the relevant choice of Sofradir about the supply voltage used for their digital functions in the ROIC. In the future works, the analyses of these six designs could be extended to the other DFF designs and architectures in order to generalize the highlighted mechanisms.
